In a system including a control processor (5), a coprocessor (19), a program memory (7) and a data memory (8), the control processor accessing the program memory during an instruction fetch cycle and the data memory during an instruction execution cycle, an apparatus for controlling access to said data memory has a control processor interface for coupling to the control processor, a coprocessor interface for coupling to the coprocessor, and instruction fetch detection logic, coupled to the control processor interface means, for detecting when the control processor requests access to the program memory and generating, in response, a first access signal.
Alors prétendez que je ne le suis paspatents-wipo patents-wipo