Metadata
Author: Literature
Data
English[en]
Both timer interrupts are disabled (CLR ET0, CLR ET1) and the interrupt is terminated.
Spanish[es]
Ambas interrupciones de los temporizadores se deshabilitan (CLR, ET0, CLR ET1) y termina la interrupción.