Besonderhede van voorbeeld: 2113392666432888293

Metadata

Author: Literature

Data

English^[en]

In VHDL, there are both signals and variables.

Spanish^[es]

En VHDL, hay señales y variables.

History

Your action: