Metadata
Author: Literature
Data
English[en]
In a software implementation, M cascaded unit delays would be implemented as M consecutive memory registers.
Spanish[es]
En una implementación software, M retardos unidad en cascada se realizarían con M registros de memoria consecutivos.